

# Circuitos Lógicos e Organização de Computadores

## Capítulo 6 – Blocos com Circuitos Combinacionais


Ricardo Pannain

pannain@puc-campinas.edu.br

<http://docentes.puc-campinas.edu.br/ceatec/pannain/>

1


### Multiplexador 2-para-1




(a) Símbolo Gráfico

$s$	$f$
0	$w_0$
1	$w_1$

(b) Tabela Verdade




(c) Circuito SOP



(d) Circuito com Transmission Gate 2


### Multiplexador 4-para-1



$s_1$	$s_0$	$f$
0	0	$w_0$
0	1	$w_1$
1	0	$w_2$
1	1	$w_3$

(a) Símbolo Gráfico


(b) Tabela Verdade



(c) Circuito


3

### Multiplexador 4-para-1 construído a partir de multiplexadores 2-para-1




4

Multiplexador 16-para-1 construído a partir de multiplexadores 4-para-1




5

Aplicação prática de multiplexadores




(a) Uma chave crossbar 2x2




(b) Implementação com multiplexadores

6

### Síntese de uma função lógica usando multiplexadores



(a) Implementação usando um multiplexador 4-para-1




(b) Tabela verdade modificada


(c) Circuito

7

### Síntese de uma função lógica de 3 entradas usando multiplexadores



(a) Tabela verdade modificada




(b) Circuito

8

### Função XOR de 3 entradas

$w_1$	$w_2$	$w_3$	$f$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(a) Tabela Verdade




(b) Circuito

9

### Função XOR de 3 entradas

$w_1$	$w_2$	$w_3$	$f$
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

(a) Tabela Verdade



(b) Circuito

10

### Teorema de Shannon

$$f(w_1, w_2, \dots, w_n) = \overline{w_1} \cdot \underbrace{f(0, w_2, \dots, w_n)}_{\text{co-fator}} + w_1 f(1, w_2, \dots, w_n)$$

$$f(w_1, w_2, \dots, w_n) = \overline{w_i} f_{\overline{w_i}} + w_i f_{w_i}$$

11

### Síntese de uma função lógica de 3 entradas usando multiplexadores

Exemplo:

$$f(w_1, w_2, w_3) = w_1 w_2 + w_1 w_3 + w_2 w_3$$

Expandindo em termos de  $w_1$ :

$$f = \overline{w_1} (w_2 w_3) + w_1 (w_2 + w_3)$$


Para xor de 3 entradas:

$$f = w_1 \text{ xor } w_2 \text{ xor } w_3$$

$$f = \overline{w_1} (w_2 \text{ xor } w_3) + w_1 \overline{(w_2 \text{ xor } w_3)}$$


$w_1$	$w_2$	$w_3$	$f$
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

(b) Tabela Verdade




(b) Circuito

12



(a) Using a 2-to-1 multiplexer



(b) Using a 4-to-1 multiplexer

Figure 6.12 Example circuits

13




Figure 6.13 Example circuit

14





Figure 6.15 An  $n$ -to- $2^n$  decoder


15

$En$	$w_1$	$w_0$	$y_0$	$y_1$	$y_2$	$y_3$
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1
0	x	x	0	0	0	0

(a) Truth table



(b) Graphic symbol



(c) Logic circuit

Figure 6.16 A 2-to-4 decoder

16






Figure 6.17 A 3-to-8 decoder using two 2-to-4 decoder

17




Figure 6.18 A 4-to-16 decoder built using a decoder tree

18




Figure 6.19 A 4-to-1 multiplexer built using a decoder







Figure 6.20 A 4-to-1 multiplexer built using a decoder and tri-state buffers



$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1

(a) Truth table





(b) Circuit

Figure 6.23 A 4-to-2 binary encoder

$w_3$	$w_2$	$w_1$	$w_0$	$y_1$	$y_0$	$z$
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	x	0	1	1
0	1	x	x	1	0	1
1	x	x	x	1	1	1

Figure 6.24 Truth table for a 4-to-2 priority encoder



```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT ( w0, w1, s      : IN      STD_LOGIC ;
          f              : OUT    STD_LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    WITH s SELECT
        f <= w0 WHEN '0',
          w1 WHEN OTHERS ;
END Behavior ;

```

Figure 6.27 VHDL code for a 2-to-1 multiplexer

27

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux4to1 IS
    PORT ( w0, w1, w2, w3 : IN      STD_LOGIC ;
          s              : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          f              : OUT    STD_LOGIC ) ;
END mux4to1 ;

ARCHITECTURE Behavior OF mux4to1 IS
BEGIN
    WITH s SELECT
        f <= w0 WHEN "00",
          w1 WHEN "01",
          w2 WHEN "10",
          w3 WHEN OTHERS ;
END Behavior ;

```

Figure 6.28 VHDL code for a 4-to-1 multiplexer

28

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
PACKAGE mux4to1_package IS
    COMPONENT mux4to1
        PORT ( w0, w1, w2, w3 : IN      STD_LOGIC ;
              s                : IN      STD_LOGIC_VECTOR(1 DOWNT0 0) ;
              f                : OUT     STD_LOGIC ) ;
    END COMPONENT ;
END mux4to1_package ;

```

Figure 6.28 Component declaration for the 4-to-1 multiplexer

29

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
LIBRARY work ;
USE work.mux4to1_package.all ;

ENTITY mux16to1 IS
    PORT ( w : IN      STD_LOGIC_VECTOR(0 TO 15) ;
          s : IN      STD_LOGIC_VECTOR(3 DOWNT0 0) ;
          f : OUT     STD_LOGIC ) ;
END mux16to1 ;

ARCHITECTURE Structure OF mux16to1 IS
    SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
BEGIN
    Mux1: mux4to1 PORT MAP ( w(0), w(1), w(2), w(3), s(1 DOWNT0 0), m(0) ) ;
    Mux2: mux4to1 PORT MAP ( w(4), w(5), w(6), w(7), s(1 DOWNT0 0), m(1) ) ;
    Mux3: mux4to1 PORT MAP ( w(8), w(9), w(10), w(11), s(1 DOWNT0 0), m(2) ) ;
    Mux4: mux4to1 PORT MAP ( w(12), w(13), w(14), w(15), s(1 DOWNT0 0), m(3) ) ;
    Mux5: mux4to1 PORT MAP
        ( m(0), m(1), m(2), m(3), s(3 DOWNT0 2), f ) ;
END Structure ;

```

Figure 6.29 Hierarchical code for a 16-to-1 multiplexer

30

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec2to4 IS
    PORT ( w : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          En : IN      STD_LOGIC ;
          y : OUT     STD_LOGIC_VECTOR(0 TO 3) ) ;
END dec2to4 ;

ARCHITECTURE Behavior OF dec2to4 IS
    SIGNAL Enw : STD_LOGIC_VECTOR(2 DOWNTO 0) ;
BEGIN
    Enw <= En & w ;
    WITH Enw SELECT
        y <= "1000" WHEN "100",
            "0100" WHEN "101",
            "0010" WHEN "110",
            "0001" WHEN "111",
            "0000" WHEN OTHERS ;
END Behavior ;

```

Figure 6.30 VHDL code for a 2-to-4 binary decoder

31

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT ( w0, w1, s : IN      STD_LOGIC ;
          f          : OUT     STD_LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    f <= w0 WHEN s = '0' ELSE w1 ;
END Behavior ;

```

Figure 6.31 A 2-to-1 multiplexer using a conditional signal assignment

32



```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY priority IS
    PORT ( w : IN    STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          y : OUT   STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          z : OUT   STD_LOGIC ) ;
END priority ;

ARCHITECTURE Behavior OF priority IS
BEGIN
    y <=  "11" WHEN w(3) = '1' ELSE
          "10" WHEN w(2) = '1' ELSE
          "01" WHEN w(1) = '1' ELSE
          "00" ;
    z <=  '0' WHEN w = "0000" ELSE '1' ;
END Behavior ;

```

Figure 6.32 VHDL code for a priority encoder

33

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY priority IS
    PORT( w : IN    STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          y : OUT   STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          z : OUT   STD_LOGIC ) ;
END priority ;

ARCHITECTURE Behavior OF priority IS
BEGIN
    WITH w SELECT
        y <=  "00" WHEN "0001",
              "01" WHEN "0010",
              "01" WHEN "0011",
              "10" WHEN "0100",
              "10" WHEN "0101",
              "10" WHEN "0110",
              "10" WHEN "0111",
              "11" WHEN OTHERS ;
    WITH w SELECT
        z <=  '0' WHEN "0000",
              '1' WHEN OTHERS ;
END Behavior ;

```

Figure 6.33 Less efficient code for a priority encoder

34

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_unsigned.all ;

ENTITY compare IS
    PORT ( A, B          : IN    STD_LOGIC_VECTOR(3 DOWNT0 0) ;
          AeqB, AgtB, AltB : OUT  STD_LOGIC ) ;
END compare ;

ARCHITECTURE Behavior OF compare IS
BEGIN
    AeqB <= '1' WHEN A = B ELSE '0' ;
    AgtB <= '1' WHEN A > B ELSE '0' ;
    AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior ;

```

Figure 6.34 VHDL code for a four-bit comparator

35

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE ieee.std_logic_arith.all ;

ENTITY compare IS
    PORT ( A, B          : IN    SIGNED(3 DOWNT0 0) ;
          AeqB, AgtB, AltB : OUT  STD_LOGIC ) ;
END compare ;

ARCHITECTURE Behavior OF compare IS
BEGIN
    AeqB <= '1' WHEN A = B ELSE '0' ;
    AgtB <= '1' WHEN A > B ELSE '0' ;
    AltB <= '1' WHEN A < B ELSE '0' ;
END Behavior ;

```

Figure 6.35 A four-bit comparator using signed numbers

36

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
USE work.mux4to1_package.all ;

ENTITY mux16to1 IS
    PORT ( w : IN    STD_LOGIC_VECTOR(0 TO 15) ;
          s : IN    STD_LOGIC_VECTOR(3 DOWNT0 0) ;
          f : OUT   STD_LOGIC ) ;
END mux16to1 ;

ARCHITECTURE Structure OF mux16to1 IS
    SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
BEGIN
    G1: FOR i IN 0 TO 3 GENERATE
        Muxes: mux4to1 PORT MAP (
            w(4*i), w(4*i+1), w(4*i+2), w(4*i+3), s(1 DOWNT0 0), m(i) ) ;
    END GENERATE ;
    Mux5: mux4to1 PORT MAP ( m(0), m(1), m(2), m(3), s(3 DOWNT0 2), f ) ;
END Structure ;

```

Figure 6.36 Code for a 16-to-1 multiplexer using a generate statement

37

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY dec4to16 IS
    PORT( w : IN    STD_LOGIC_VECTOR(3 DOWNT0 0) ;
          En : IN   STD_LOGIC ;
          y : OUT   STD_LOGIC_VECTOR(0 TO 15) ) ;
END dec4to16 ;

ARCHITECTURE Structure OF dec4to16 IS
    COMPONENT dec2to4
        PORT( w : IN    STD_LOGIC_VECTOR(1 DOWNT0 0) ;
              En : IN   STD_LOGIC ;
              y : OUT   STD_LOGIC_VECTOR(0 TO 3) ) ;
    END COMPONENT ;
    SIGNAL m : STD_LOGIC_VECTOR(0 TO 3) ;
BEGIN
    G1: FOR i IN 0 TO 3 GENERATE
        Dec_ri: dec2to4 PORT MAP ( w(1 DOWNT0 0), m(i), y(4*i TO 4*i+3) ) ;
    G2: IF i=3 GENERATE
        Dec_left: dec2to4 PORT MAP ( w(i DOWNT0 i-1), En, m ) ;
    END GENERATE ;
    END GENERATE ;
END Structure ;

```

Figure 6.37 Hierarchical code for a 4-to-16 binary decoder

38

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT ( w0, w1, s    : IN    STD_LOGIC ;
          f            : OUT  STD_LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS ( w0, w1, s )
    BEGIN
        IF s = '0' THEN
            f <= w0 ;
        ELSE
            f <= w1 ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.38 A 2-to-1 multiplexer specified using an if-then-else statement 39

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
    PORT ( w0, w1, s    : IN    STD_LOGIC ;
          f            : OUT  STD_LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
    PROCESS ( w0, w1, s )
    BEGIN
        f <= w0 ;
        IF s = '1' THEN
            f <= w1 ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.39 Alternative code for a 2-to-1 multiplexer

40

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY priority IS
    PORT( w : IN      STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          y : OUT    STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          z : OUT    STD_LOGIC ) ;
END priority ;

ARCHITECTURE Behavior OF priority IS
BEGIN
    PROCESS ( w )
    BEGIN
        IF w(3) = '1' THEN
            y <= "11" ;
        ELSIF w(2) = '1' THEN
            y <= "10" ;
        ELSIF w(1) = '1' THEN
            y <= "01" ;
        ELSE
            y <= "00" ;
        END IF ;
    END PROCESS ;
    z <= '0' WHEN w = "0000" ELSE '1' ;
END Behavior ;

```

Figure 6.40 A priority encoder specified using if-then-else

41

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY priority IS
    PORT( w : IN      STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          y : OUT    STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          z : OUT    STD_LOGIC ) ;
END priority ;

ARCHITECTURE Behavior OF priority IS
BEGIN
    PROCESS ( w )
    BEGIN
        y <= "00" ;
        IF w(1) = '1' THEN y <= "01" ; END IF ;
        IF w(2) = '1' THEN y <= "10" ; END IF ;
        IF w(3) = '1' THEN y <= "11" ; END IF ;

        z <= '1' ;
        IF w = "0000" THEN z <= '0' ; END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.41 Alternative code for the priority encoder

42

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY compare1 IS
    PORT ( A, B      : IN      STD_LOGIC ;
          AeqB      : OUT     STD_LOGIC ) ;
END compare1 ;

ARCHITECTURE Behavior OF compare1 IS
BEGIN
    PROCESS ( A, B )
    BEGIN
        AeqB <= '0' ;
        IF A = B THEN
            AeqB <= '1' ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.42 Code for a one-bit equality comparator

43

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY implied IS
    PORT ( A, B      : IN      STD_LOGIC ;
          AeqB      : OUT     STD_LOGIC ) ;
END implied ;

ARCHITECTURE Behavior OF implied IS
BEGIN
    PROCESS ( A, B )
    BEGIN
        IF A = B THEN
            AeqB <= '1' ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.43 An example of code that results in implied memory

44

```

...
PROCESS ( A, B )
BEGIN
  IF A = B THEN
    AeqB <= '1' ;
  END IF ;
END PROCESS ;
...

```




Figure 6.44 Circuit generated due to implied memory

45

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY mux2to1 IS
  PORT ( w0, w1, s : IN  STD_LOGIC ;
        f          : OUT STD_LOGIC ) ;
END mux2to1 ;

ARCHITECTURE Behavior OF mux2to1 IS
BEGIN
  PROCESS ( w0, w1, s )
  BEGIN
    CASE s IS
      WHEN '0' =>
        f <= w0 ;
      WHEN OTHERS =>
        f <= w1 ;
    END CASE ;
  END PROCESS ;
END Behavior ;

```

Figure 6.45 A CASE statement that represents a 2-to-1 multiplexer

46

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY dec2to4 IS
    PORT( w : IN      STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          En : IN      STD_LOGIC ;
          y : OUT     STD_LOGIC_VECTOR(0 TO 3) ) ;
END dec2to4 ;

ARCHITECTURE Behavior OF dec2to4 IS
BEGIN
    PROCESS ( w, En )
    BEGIN
        IF En = '1' THEN
            CASE w IS
                WHEN "00" => y <= "1000" ;
                WHEN "01" => y <= "0100" ;
                WHEN "10" => y <= "0010" ;
                WHEN OTHERS => y <= "0001" ;
            END CASE ;
        ELSE
            y <= "0000" ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure 6.46 A 2-to-4 binary decoder

47

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;
ENTITY seg7 IS
    PORT( bcd : IN      STD_LOGIC_VECTOR(3 DOWNTO 0) ;
          leds : OUT     STD_LOGIC_VECTOR(1 TO 7) ) ;
END seg7 ;
ARCHITECTURE Behavior OF seg7 IS
BEGIN
    PROCESS ( bcd )
    BEGIN
        CASE bcd IS
            --          abcdefg
            WHEN "0000" => leds <= "1111110" ;
            WHEN "0001" => leds <= "0110000" ;
            WHEN "0010" => leds <= "1101101" ;
            WHEN "0011" => leds <= "1111001" ;
            WHEN "0100" => leds <= "0110011" ;
            WHEN "0101" => leds <= "1011011" ;
            WHEN "0110" => leds <= "1011111" ;
            WHEN "0111" => leds <= "1110000" ;
            WHEN "1000" => leds <= "1111111" ;
            WHEN "1001" => leds <= "1110011" ;
            WHEN OTHERS => leds <= "-----" ;
        END CASE ;
    END PROCESS ;
END Behavior ;

```

Figure 6.47 A BCD-to-7-segment decoder

48



Operation	Inputs			Outputs			
	$s_2$	$s_1$	$s_0$	F			
Clear	0	0	0	0	0	0	0
B A	0	0	1	B	A		
A B	0	1	0	A	B		
ADD	0	1	1	A + B			
XOR	1	0	0	A XOR B			
OR	1	0	1	A OR B			
AND	1	1	0	A AND B			
Preset	1	1	1	1	1	1	1

Table 6.1 The functionality of the 74381 ALU

49

Please see ‘portrait orientation’ PowerPoint file for Chapter 6

Figure 6.48 Code that represents the functionality of the 74381 ALU

50




Figure 6.49 Timing simulation for the 74381 ALU code

51




Figure P6.1 The Actel Act 1 logic block

52

```

LIBRARY ieee ;
USE ieee.std_logic_1164.all ;

ENTITY problem IS
    PORT ( w           : IN     STD_LOGIC_VECTOR(1 DOWNTO 0) ;
          En          : IN     STD_LOGIC ;
          y0,y1,y2,y3 : OUT    STD_LOGIC ) ;
END problem ;

ARCHITECTURE Behavior OF problem IS
BEGIN
    PROCESS (w, En)
    BEGIN
        y0 <= '0' ; y1 <= '0' ; y2 <= '0' ; y3 <= '0' ;
        IF En = '1' THEN
            IF w = "00" THEN y0 <= '1' ;
            ELSIF w = "01" THEN y1 <= '1' ;
            ELSIF w = "10" THEN y2 <= '1' ;
            ELSE y3 <= '1' ;
            END IF ;
        END IF ;
    END PROCESS ;
END Behavior ;

```

Figure P6.2 Code for problem 6.17

53




Figure P6.3 A 4 x 4 ROM circuit

54