

Figure 1.1 A silicon wafer





Figure 1.2 A field-programmable gate array chip






Figure 1.4 The basic design loop





Figure 1.5 A printed circuit board






Figure 1.7 Completion of PCB development




Figure 1.8 The Altera UP-1 Development Board